Skip to content

Chip Manufacturing · Topic 9 of 16

0%

Chip ManufacturingLesson 9 of 16

Doping

Deliberately adding tiny amounts of impurity atoms to silicon to control how it conducts — the step that turns inert crystal into transistors.

Quick start

  • Doping is the controlled introduction of impurity atoms into a semiconductor to modify its electrical properties.
  • The chain is: pure silicon → controlled impurity introduction → changed carrier concentration → different electrical behaviour → working electronic devices.
  • Adding donor atoms gives extra free electrons (n-type); adding acceptor atoms creates holes (p-type).
  • The silicon stays a crystal throughout — doping changes how it conducts, not what it fundamentally is.
  • Doping is done in precise amounts, in precise places (by ion implantation or diffusion), because where and how much you dope defines the device.

Prerequisites

What you’ll learn

  • Why pure silicon alone cannot make useful devices
  • How electrons, holes, and energy bands give silicon its behaviour
  • What n-type and p-type mean, and what donors and acceptors do
  • How dopant concentration sets carrier concentration, conductivity, and resistivity
  • How doping builds the PN junction and a transistor — and how doping is done and measured

Why it matters

Pure silicon barely conducts and cannot switch or amplify. Doping — adding controlled, minute amounts of specific impurity atoms — is what gives silicon the tunable, region-by-region electrical behaviour every transistor, diode, and chip depends on. Without controlled doping there are no PN junctions, no transistors, and no integrated circuits.

Beginner intuition

Pure (intrinsic) silicon is like a room full of people all holding hands — every electron is tied up in a bond, so almost nothing is free to move and carry current. Silicon on its own is a poor conductor.

Doping is like slipping a few different people into that room. A donor atom brings an extra electron that is not needed for bonding, so it is free to roam and carry current (n-type). An acceptor atom is short one electron, leaving an empty spot — a 'hole' — that neighbouring electrons hop into, so the hole appears to move and also carries current (p-type).

The key idea: you add only a tiny fraction of impurity atoms — often around one impurity per millions to billions of silicon atoms — yet that tiny, controlled addition transforms how the material conducts. It is precision, not contamination.

Where it fits in chip manufacturing

Doping is interleaved with the other steps: a mask (from lithography) defines where dopants go, they are introduced by implantation or diffusion, and an anneal activates them — and this repeats to build the many differently-doped regions of every device.

  1. Silicon wafer
  2. Film formation / deposition
  3. Photoresist
  4. Photolithography
  5. Etching
  6. Doping
  7. Cleaning / processing
  8. Repeated layer formation
  9. Interconnect formation
  10. Wafer test
  11. Dicing
  12. Packaging
  13. Final test
  14. Finished device

A conceptual learning map, not a literal one-pass sequence — real fabrication repeats and interleaves many of these steps many times to build a chip layer by layer.

Explanation

A semiconductor like silicon sits between a conductor and an insulator: on its own it conducts only weakly. Doping deliberately adds a small, precise amount of a chosen impurity element to change how many mobile charge carriers the material has, and therefore how well — and in what way — it conducts.

There are two flavours. n-type doping adds donor atoms that contribute extra free electrons (negative carriers). p-type doping adds acceptor atoms that create holes (the absence of an electron, which behaves like a positive carrier). By placing n-type and p-type regions next to each other, engineers build the junctions that make diodes and transistors work.

Crucially, doping is spatial: different regions of the same wafer are doped differently — some n-type, some p-type, some heavily, some lightly — to form sources, drains, channels, and wells. Getting the amount (dose) and the location and depth right is the whole game.

Two methods introduce dopants: ion implantation (firing dopant ions into the wafer) and diffusion (letting dopants move into hot silicon). Both are usually followed by a thermal anneal that repairs the crystal and activates the dopants so they actually contribute carriers.

How it works

Choose the dopant: a donor element for n-type or an acceptor element for p-type, depending on the region being built.

Define where: a mask (patterned by lithography, often oxide or resist) exposes only the regions that should be doped.

Introduce the dopant: by ion implantation (fired in as an ion beam) or by diffusion (driven in thermally).

Activate and repair: a thermal anneal moves dopant atoms onto crystal lattice sites so they contribute carriers, and heals any damage.

Result: a region with a controlled carrier type and concentration, ready to form part of a junction or transistor.

Step-by-step process

  1. Select dopant & target — Pick a donor (n-type) or acceptor (p-type) and the concentration and depth the region needs.
  2. Mask the wafer — Use a lithographically patterned mask so only the intended regions receive dopant.
  3. Introduce dopant — Add the dopant by ion implantation or by thermal diffusion.
  4. Anneal — Heat the wafer to activate dopants (place them on lattice sites) and repair crystal damage.
  5. Verify — Measure the doped region's depth and electrical behaviour (e.g. sheet resistance) before moving on.

The physics, chemistry & engineering behind it

Silicon is a crystal: each atom shares its four outer (valence) electrons with four neighbours in covalent bonds, forming a regular repeating lattice. In this bonded state, electrons are not free to move, so pure silicon conducts poorly.

Energy bands explain conduction. Electrons bound in bonds occupy the valence band; to move freely and carry current they must reach the conduction band. Between the two lies the band gap — an energy step electrons must cross. Silicon's moderate band gap is why it is a semiconductor rather than a metal (no gap) or insulator (huge gap).

Two kinds of carrier exist. An electron promoted into the conduction band is a free negative carrier. The empty bond it leaves behind is a hole — a vacancy that neighbouring electrons hop into, so the hole moves like a positive carrier. Current can be carried by both.

In pure (intrinsic) silicon, electrons and holes exist only in equal, tiny numbers created by thermal energy — far too few for useful devices. Doping changes this: it deliberately adds carriers of one type, raising conductivity by orders of magnitude and setting whether a region is dominated by electrons (n-type) or holes (p-type).

Equipment

Ion implanter
Generates dopant ions, accelerates them, selects the desired ion, and scans the beam across the wafer to deliver a precise dose.
Diffusion furnace
A high-temperature furnace that drives dopant atoms into the silicon from a gas, liquid, or solid source.
Rapid thermal anneal (RTA)
Heats the wafer quickly and briefly to activate dopants and repair damage while limiting unwanted diffusion.
Masking layers
Patterned oxide or photoresist that blocks dopants everywhere except the intended regions.

Materials

Donor dopants (n-type)
Group V elements such as phosphorus, arsenic, or antimony, which each contribute an extra electron.
Acceptor dopants (p-type)
Group III elements such as boron, which each create a hole by being short one bonding electron.
Silicon substrate
The crystalline wafer into which dopants are introduced; it remains crystalline after doping.
Masking materials
Oxide or resist films that define where doping is allowed.

Process parameters that matter

Dopant concentration
How many dopant atoms are added per unit volume; sets the target carrier concentration.
Dose
In implantation, the number of ions delivered per unit area — the primary knob for how heavily a region is doped.
Energy
In implantation, the ion energy that largely sets how deep the dopant goes.
Junction depth
How deep the doped region extends before meeting oppositely-doped or undoped material.
Profile
How dopant concentration varies with depth — abrupt or graded — which shapes device behaviour.
Uniformity
Consistency of dose and depth across the wafer so devices match wherever they sit.
Activation
The fraction of dopant atoms placed on lattice sites so they actually contribute carriers.
Thermal budget
The total heat (temperature × time) the wafer receives; it activates dopants but also causes further diffusion.

A note on numbers

Specific doses, energies, temperatures, and concentrations are technology- and device-dependent and set by each fab. The values discussed here are conceptual, and this topic gives no operational equipment settings or hazardous process recipes.

Visual explanation

n-type (donor)Pfree e⁻p-type (acceptor)Bhole
Two silicon lattices side by side: on the left, a donor atom (e.g. phosphorus) contributes a free electron for n-type; on the right, an acceptor atom (e.g. boron) leaves a hole for p-type — the crystal is intact in both.

Key terminology

Doping
Controlled introduction of impurity atoms to change a semiconductor's electrical behaviour.
Intrinsic semiconductor
Pure, undoped silicon, with very few carriers.
Extrinsic semiconductor
Doped silicon, whose carrier concentration is set by added impurities.
Donor
A dopant atom that contributes a free electron (makes n-type).
Acceptor
A dopant atom that creates a hole (makes p-type).
n-type
Silicon where electrons are the majority carriers.
p-type
Silicon where holes are the majority carriers.
Carrier
A mobile charge that carries current — an electron or a hole.
Hole
A missing electron in a bond that moves and behaves like a positive carrier.
Band gap
The energy an electron must gain to move from the valence band to the conduction band.
Dose
In implantation, the number of dopant ions delivered per unit area.
Junction depth
How deep a doped region extends into the wafer.
Sheet resistance
An electrical measure of how a thin doped layer conducts, reported in ohms per square.

Formula

σ = q · (n·μₙ + p·μₚ)

Conductivity rises with carrier concentration. Doping sets n (electrons) or p (holes), so it directly controls how well a region conducts. Full variable definitions are in the carriers deep dive below.

Example

A MOSFET is built from doped regions: heavily-doped source and drain of one type sit in a lightly-doped well of the opposite type, with the channel between them controlled by the gate. Change the doping and you change the transistor — its junctions, its threshold, and how it switches.

Common mistakes

Real-world application

Every transistor in every chip relies on precisely doped regions placed exactly where the design needs them. The ability to dope specific regions to specific concentrations and depths — repeatably, across billions of transistors on a wafer — is one of the foundations that makes integrated circuits possible.

Defects & failure modes

Measurement & metrology

Sheet resistance measures how well a thin doped layer conducts (in ohms per square) and is a fast, common check on whether a region was doped and activated as intended.

Concentration profiling determines how dopant concentration varies with depth, revealing the shape of the doped region.

Junction-depth measurement confirms how deep the doped region extends, since depth strongly affects device behaviour.

Electrical characterization (measuring resistances, junction behaviour, and device parameters) checks that the doping produced the intended electrical result — the ultimate test of a doping step.

Yield impact

Because doping sets transistor thresholds and currents, small dose or depth errors shift device behaviour and can push chips out of spec, directly lowering yield.

Doping repeats across many regions and layers, so a systematic error is multiplied across billions of transistors — uniformity and control are essential.

Junction leakage from doping or damage problems raises power consumption and can disable circuits, making defect and contamination control critical.

Design implications

  • Circuit and device designers specify target doping types, concentrations, and depths for every region; the process must hit them repeatably.
  • Designs must tolerate real dose and depth variation, leaving margin so transistors still meet spec when doping is slightly off.
  • Thermal budget is a shared, finite resource: later high-temperature steps move earlier dopants, so the whole flow is designed together to keep junctions where they belong.

Manufacturing & industry context

Controlled doping is one of the enabling pillars of the entire semiconductor industry — the reason silicon can be turned into switching devices at all.

Ion implantation and annealing tools are precise, specialised systems, and their control over dose, depth, and thermal budget is central to making advanced transistors.

As devices shrink and become more three-dimensional, placing dopants precisely (shallow junctions, tight profiles) becomes harder and increasingly paces device design.

Go deeper: engineering & research

Optional expandable sections that build from engineer to advanced to researcher level. The basics above are enough for a first read — open these when you want the depth.

Carriers, conductivity, and concentrationEngineer

Doping is powerful because it directly sets the number of mobile carriers, and carrier count controls conductivity. A few relationships make this precise.

Conductivity
σ = q · (n·μₙ + p·μₚ)

Variables

σ — electrical conductivity (higher = conducts better) · S/cm
q — elementary charge (a constant, ≈ 1.6×10⁻¹⁹) · C
n — free-electron concentration · cm⁻³
p — hole concentration · cm⁻³
μₙ — electron mobility (how easily electrons move) · cm²/V·s
μₚ — hole mobility (how easily holes move) · cm²/V·s

Meaning: Conductivity is the sum of what electrons and holes each contribute. Doping raises n (n-type) or p (p-type), so it directly raises conductivity — often by orders of magnitude versus intrinsic silicon.

Assumptions

  • Mobilities are treated as roughly constant over a range, though they actually fall at very high doping and vary with temperature.
  • Assumes dopants are activated (contributing carriers).

Example: In n-type silicon, electrons dominate, so σ ≈ q·n·μₙ. Raising the donor concentration about 10× raises n about 10×, so conductivity rises roughly 10× (mobility roughly steady over that range).

When each variable changes

  • More doping → more carriers (n or p) → higher conductivity.
  • Higher mobility → higher conductivity; electrons are typically more mobile than holes in silicon.
  • At very high doping, mobility drops, so conductivity rises less than linearly.
Resistivity
ρ = 1 / σ

Variables

ρ — resistivity (higher = resists current more) · Ω·cm
σ — conductivity · S/cm

Meaning: Resistivity is just the inverse of conductivity. Because doping raises conductivity, it lowers resistivity — a heavily doped region is far less resistive than intrinsic silicon.

Assumptions

  • Same conditions as the conductivity relation (activated dopants, given temperature).

Example: If doping raises conductivity 10×, resistivity falls to about one-tenth.

When each variable changes

  • More doping → lower resistivity.
  • Less doping → higher resistivity (closer to intrinsic silicon).
Mass-action law
n · p = nᵢ²

Variables

n — electron concentration · cm⁻³
p — hole concentration · cm⁻³
nᵢ — intrinsic carrier concentration of the material · cm⁻³

Meaning: In equilibrium the product of electron and hole concentrations is fixed for a given material and temperature. So raising one carrier type (by doping) suppresses the other: n-type silicon has many electrons and few holes, and vice versa.

Assumptions

  • Thermal equilibrium at a fixed temperature.
  • nᵢ is very small for silicon at room temperature (around 10¹⁰ cm⁻³), and rises with temperature.

Example: Heavily doping n-type raises n far above nᵢ, so p = nᵢ²/n becomes tiny — electrons are the clear majority and holes the minority.

When each variable changes

  • Increase n by doping → p falls to keep the product constant.
  • Higher temperature → larger nᵢ → more of both carriers, which is why devices are sensitive to temperature.

Key point

The big picture: dopant concentration → carrier concentration → conductivity/resistivity. That chain is why a tiny, controlled amount of impurity has such an outsized electrical effect.
Doping methods: diffusion vs ion implantationEngineer

Two methods put dopants into silicon. They differ fundamentally in how the dopant gets in and how precisely its amount and depth can be controlled.

  • Ion implantation: dopant atoms are ionised and fired into the wafer as an accelerated beam. The amount (dose) and depth (energy) are set electrically and independently, giving precise, repeatable control — even at low temperature.
  • Diffusion: the wafer is heated and dopants move into the silicon from a source at the surface, driven by concentration gradient and temperature. Amount and depth are coupled through temperature and time, so they are harder to control independently.
  • The fundamental difference: implantation delivers a measured quantity to a chosen depth by controlling a beam; diffusion relies on thermally-driven movement from the surface, where deeper almost always means more spread-out.
Ion implantation, step by stepEngineer

Ion implantation is the workhorse for controlled doping. Conceptually it is a beam of dopant ions aimed at the wafer.

  1. Ion generation
  2. Acceleration
  3. Beam (ion selection & scan)
  4. Wafer
  5. Implanted region
  • Ion generation: the dopant element is turned into ions (charged atoms).
  • Acceleration: an electric field accelerates the ions to a chosen energy.
  • Beam: the desired ion is selected and the beam is scanned across the wafer so the dose lands uniformly, only where the mask allows.
  • Dose: the number of ions per unit area — the main control over how heavily the region is doped.
  • Energy: largely sets how deep the ions come to rest, and thus the junction depth.
  • Depth & profile: together, energy and dose shape how dopant concentration varies with depth — the region's profile.

Key point

Conceptual only: this describes the principle, not operational settings, and involves no hazardous process instructions.
Diffusion: doping driven by heatEngineer

Diffusion introduces dopants by letting them migrate into hot silicon — the same way a drop of dye spreads through warm water, but atom by atom into a crystal.

  • Thermal diffusion: at high temperature, dopant atoms at the surface move into the silicon, seeking lower-concentration regions.
  • Concentration gradients: dopants flow from where they are plentiful (the surface source) toward where they are scarce (deeper in), so the gradient drives the process.
  • Temperature dependence: diffusion is strongly temperature-sensitive — hotter means faster movement and deeper penetration.
  • Diffusion profiles: the result is typically a graded profile, highest at the surface and tapering with depth.

Key point

Diffusion played a central historical role in early device making and is still used, but modern processes often rely heavily on ion implantation when precise, independently-controlled dose and depth are needed. Neither is universally 'better' — the choice depends on the region and the profile required.
Annealing: repairing and activatingAdvanced

Implanting ions damages the crystal and leaves many dopant atoms sitting in the wrong places. A thermal anneal fixes both — but heat is a double-edged tool.

  • Lattice damage: incoming ions knock silicon atoms out of place, disordering the crystal near the surface; heavy damage degrades how carriers move.
  • Dopant activation: heating lets dopant atoms settle onto proper lattice sites, where they finally contribute free carriers — an un-activated dopant does nothing electrically.
  • Diffusion during annealing: the same heat that activates dopants also lets them move, so the doped region can spread and the junction shift during the anneal.
  • Trade-offs: enough heat is needed to repair damage and activate dopants, but too much thermal budget spreads dopants and blurs shallow junctions — so modern processes favour fast, brief anneals (e.g. rapid thermal annealing) to activate while limiting diffusion.
The PN junction — where doping becomes a deviceEngineer

Put a p-type region next to an n-type region and something remarkable happens: you get a PN junction, the building block of diodes and the heart of every transistor. This is doping's big payoff.

p-typen-typedepletion
A p-type region meets an n-type region; near the boundary a carrier-free depletion region forms, with a built-in electric field across it.
  • Where p meets n, free electrons from the n-side and holes from the p-side meet near the boundary and cancel, leaving a thin zone with almost no mobile carriers — the depletion region.
  • The fixed dopant ions left behind in that zone (positive on the n-side, negative on the p-side) create a built-in potential — an internal voltage step across the junction, even with no battery attached.
  • Carrier movement: that built-in field opposes further crossing, setting up a balance. Applying an external voltage one way shrinks the barrier and lets current flow; the other way widens it and blocks current.
  • Diode behaviour: this is exactly why a PN junction conducts in one direction and blocks the other — a diode. Combine junctions and you can build a transistor that switches and amplifies.

Key point

This is the 'aha': doping alone does nothing magical, but placing differently-doped regions together creates junctions — and junctions are what compute.
Doping inside a transistorAdvanced

A transistor is essentially an arrangement of doped regions. Doping type, amount, and placement define every part of it.

bodysourcedraingatechannel
A MOSFET: heavily-doped source and drain in a well of the opposite type, with the gate controlling the channel between them.
  • Source and drain: heavily-doped regions of one carrier type that the current flows between.
  • Channel: the region between source and drain whose conduction the gate switches on and off; its doping helps set the transistor's threshold.
  • Wells: larger regions of a given doping type that host transistors of the opposite type, isolating them and providing the body the device needs.
  • Junctions everywhere: source-to-well and drain-to-well are PN junctions, so the whole device is built from the doped regions and the junctions between them.

Key point

Change the doping — type, concentration, depth, or placement — and you change the transistor. Controlled spatial doping is what makes a specific device rather than a lump of silicon.
Advanced doping profilesAdvanced

A doped region is not a uniform block — dopant concentration varies with depth and position, and the shape of that variation is what engineers actually design.

  • Concentration profile: how dopant concentration changes with depth. The peak location and how quickly it falls off define the region's electrical behaviour, not just the total amount added.
  • Shallow vs deep junctions: a shallow junction keeps the doped region close to the surface (increasingly required for small transistors to keep the gate in control), while a deep junction extends further. Shallow junctions are harder to make and tend to have higher resistance — a trade-off.
  • Abrupt vs graded junctions: an abrupt junction changes from one doping type to the other over a very short distance; a graded junction changes gradually. This shape affects the junction's electric field, its capacitance, and how it breaks down.
  • Dose vs concentration: dose is the total dopant delivered per unit area (the whole profile added up); concentration is the local density at a given depth. The same dose can give very different peak concentrations depending on how spread out the profile is.
  • Lateral vs vertical spread: dopants spread not only downward (vertical) but sideways under the mask edge (lateral), especially during annealing. Lateral spread sets the effective spacing between regions and matters more and more as devices shrink.
Ion implantation physicsAdvanced

What decides how deep implanted ions go, and how spread out they end up? A few physical ideas explain the profile — described conceptually, not as equipment settings.

  • Ion energy: the kinetic energy given to the ions. Higher energy generally means the ions penetrate deeper before stopping.
  • Stopping mechanisms: ions lose energy two ways — by interacting with the target's electrons (electronic stopping, dominant at high energy) and by colliding with atomic nuclei (nuclear stopping, dominant at low energy and responsible for most lattice damage). An ion stops when its energy is used up.
  • Implantation depth: the average depth at which ions come to rest (the projected range), set mainly by the ion, the target, and the energy.
  • Straggle: ions do not all stop at exactly the same depth — there is a statistical spread around the average. This straggle gives the profile its width, both in depth and laterally.
  • Channeling: if the ion beam lines up with the crystal's open rows, some ions slip down these 'channels' and travel far deeper than expected, distorting the profile. It is managed by tilting the wafer or disordering the surface first so the channels are blocked.
Activation vs diffusion: the annealing trade-offAdvanced

Implantation delivers dopants but also damages the crystal and leaves atoms off their sites. Annealing fixes both — yet the same heat that fixes them also moves them.

  1. Implantation damage
  2. Annealing (heat)
  3. Lattice recovery
  4. Dopant activation
  • Implantation damage: incoming ions knock silicon atoms out of place, disordering the near-surface crystal (heavy doses can even make it amorphous).
  • Annealing: heating gives atoms the energy to move back toward their proper positions.
  • Lattice recovery: the crystal re-orders (recrystallizes), removing damage that would otherwise trap or scatter carriers.
  • Dopant activation: dopant atoms settle onto substitutional lattice sites, where they finally donate or accept carriers — an un-activated dopant contributes nothing.

Key point

The trade-off: more heat (higher temperature or longer time) improves activation and repair, but also drives more diffusion, spreading dopants and blurring or deepening junctions. Shallow, sharply-defined regions need activation with as little diffusion as possible — which is why modern processes favour very fast anneals.
How doping shapes a MOSFETAdvanced

A MOSFET is a voltage-controlled switch: a gate voltage decides whether current flows between two terminals (source and drain) through a channel. Doping defines every one of those parts — and the device's key properties.

  • Source/drain engineering: the doping of the source and drain (concentration, depth, profile, and the lightly-doped extensions reaching toward the channel) sets their resistance and helps keep the gate in control as devices shrink. Tuning these regions is one of the biggest levers device engineers have.
  • Threshold voltage: the gate voltage at which the transistor turns on. Channel and well doping strongly set it — too little and the device leaks when it should be off, too much and it is hard to switch on.
  • Leakage: when off, the transistor's junctions and channel must block current. Doping errors, wrong profiles, or leftover implant damage cause leakage that wastes power.
  • Mobility: how easily carriers move through the channel. Heavy doping and residual damage add scattering that lowers mobility — and thus drive current and speed — so more doping is not automatically better.
  • Resistance: source, drain, and contact resistance fall as doping and activation rise, which speeds the device up — pulling against the mobility and leakage concerns above.

Key point

These properties trade off against each other: the 'right' doping for a device is a balance of threshold, leakage, mobility, and resistance, not the maximum of any one.
Doping in advanced transistor structuresAdvanced

As transistors shrank, flat (planar) devices began to leak because the gate lost control of the channel. Newer 3D structures wrap the gate around the channel — and that changes how doping is used.

  • FinFET: the channel is a thin vertical 'fin' with the gate on three sides, giving much better control. Because the gate controls the channel electrostatically, the channel is often lightly doped or nearly undoped, shifting emphasis onto precise, conformal source/drain doping of 3D surfaces.
  • Gate-all-around (GAA): the gate fully surrounds the channel for even tighter control, so the same low-channel-doping idea is pushed further while doping the surrounding regions becomes more demanding.
  • Nanosheet devices: a common GAA form using stacked horizontal sheets of channel wrapped by the gate. Doping these tiny, enclosed sheets uniformly and conformally — reaching all surfaces evenly — is a major challenge.
  • Advanced architectures: the overall trend is more gate control over ever-smaller channel volumes, so doping must become shallower, more precise, and more conformal, with the action moving from doping the channel toward engineering the source/drain and contacts.
Doping as a manufacturing control loopAdvanced

Like the rest of the fab, doping is not a fixed recipe but a controlled loop: set the inputs, measure the result, and correct the next wafers.

  1. Dose control
  2. Energy control
  3. Annealing
  4. Metrology
  5. Electrical testing
  6. Feedback → next wafer
  • Dose and energy are set and monitored to hit the target concentration and depth for each region.
  • Annealing is controlled in temperature and time to activate dopants without over-diffusing them.
  • Metrology measures the physical result — sheet resistance, concentration profile, and junction depth.
  • Electrical testing confirms the devices actually meet targets such as threshold voltage, leakage, and resistance.
  • Feedback: deviations feed corrections back into dose, energy, and anneal settings for following wafers (advanced process control), keeping the process centred as tools drift.
Research frontiers in dopingResearcher

The topics below separate what is mature in production from what is still emerging or being pushed to its limits.

  • Ultra-shallow junctions: making source/drain junctions extremely shallow yet highly activated and low-resistance at once — a continuing challenge as devices shrink.
  • Advanced activation: activating dopants to very high levels without letting them diffuse, pushing beyond conventional equilibrium limits.
  • Millisecond and rapid thermal processes: anneals lasting milliseconds or less (rapid thermal, flash, and laser annealing) that activate dopants while minimizing diffusion. Rapid thermal annealing is mature; the fastest laser/flash approaches are being pushed further for the shallowest junctions.
  • Alternative doping approaches: conformal, surface-based doping methods that can dope complex 3D structures uniformly, and other non-implantation routes — emerging, driven by GAA and nanosheet devices.
  • Compound semiconductor doping: dopants behave differently in materials beyond silicon (III-V semiconductors, silicon carbide, gallium nitride), an active area especially for power and high-frequency devices.

Key point

Mature in production: ion implantation with dose and energy control, rapid thermal annealing, and sheet-resistance and profile metrology. Emerging or being pushed to the limit: ultra-shallow highly-activated junctions, millisecond/laser activation, conformal doping for gate-all-around structures, and advanced compound-semiconductor doping.

Key takeaways

  • Pure silicon conducts poorly; doping adds tiny, controlled amounts of impurity to give it useful, tunable electrical behaviour.
  • Donors make n-type (extra electrons); acceptors make p-type (holes) — and the crystal stays silicon, electrically neutral overall.
  • Dopant concentration sets carrier concentration, which sets conductivity (σ = q(nμₙ + pμₚ)) and resistivity.
  • Placing p-type next to n-type creates the PN junction — the basis of diodes and transistors — so where you dope matters as much as how much.
  • Doping is done by ion implantation or diffusion and usually followed by annealing to activate dopants and repair the crystal; dose, depth, and thermal budget must be tightly controlled.

References

  • Silicon VLSI Technology: Fundamentals, Practice, and Modeling — J. D. Plummer, M. D. Deal, P. B. Griffin (Prentice Hall, 2000)Covers doping, diffusion, ion implantation, and annealing in depth.
  • Semiconductor Physics and Devices — Donald A. Neamen (McGraw-Hill, 2012)Clear treatment of carriers, doping, and the PN junction for beginners.
  • Physics of Semiconductor Devices — S. M. Sze, Kwok K. Ng (Wiley, 2007)Standard reference on junctions and device physics.
  • SEMI — global industry association for semiconductor manufacturing ↗ (SEMI)Background on manufacturing equipment and materials.

Continue learning

Doping

Up next

CMP

Chip Manufacturing

Chemical-mechanical planarisation — polishing each layer flat before the next.

Continue learning →