Skip to content
Material

Underfill

The material flowed under a flip-chip die to protect the joints and redistribute stress — key to flip-chip reliability.

In short

Underfill is a material (typically a filled epoxy) flowed into the gap between a flip-chip die and its substrate. It surrounds and reinforces the tiny solder joints, spreading the mechanical stress from thermal expansion so the joints survive thermal cycling.

Why it matters

Flip-chip joints are small and brittle; without underfill, CTE mismatch between die and substrate would crack them. Underfill is what makes flip-chip reliable, especially for large dies and demanding environments.

Beginner intuition

The die and substrate expand by different amounts when heated, which tugs on the tiny joints between them.

Underfill glues the whole gap together so the stress is shared across the die rather than concentrated on individual joints.

Material properties

Mechanical / CTE
Tuned expansion and stiffness that redistribute thermal-mismatch stress off the joints.
Flow / cure
Must flow into a tiny gap and cure without voids.

A note on properties

Underfill formulations (filler content, CTE, cure) are tuned per package; properties depend on the material and are not stated here.

Where it is used

  • Under flip-chip dies, and in some advanced-package interconnects

Manufacturing process connection

Underfill is dispensed and cured after flip-chip joining; it is part of the flip-chip material set alongside bumps and solder.

Equipment connection

Common issues

Performance implications

Underfill is a reliability material: its CTE and stiffness (property) redistribute thermal-cycling stress (package stress) to extend joint life (performance).

Packaging connection

Underfill is essential to established flip-chip reliability and carries over into advanced packaging.

Packaging →

Alternatives & material selection

Underfill is matched to the die size, joint type, and reliability target — no single formulation fits all packages.

Advanced & research

Emerging and research directions, beyond today’s established practice.

  • ESTABLISHEDcapillary underfill for flip-chip.
  • EMERGINGmolded and wafer-level underfills, and formulations for fine-pitch 2.5D/3D interconnect.